## Amendments to the Claims:

1-162. (canceled)

10

- 5 163. (currently amended) <u>A chip An electronic package comprising:</u>
  - a substrate comprising silicon;
  - a die joined with said substrate; and
  - an upper <u>a</u> metallization structure over said die, wherein said <del>upper metallization</del> structure comprises an electroplated metal.

164. (currently amended) The electronic chip package in claim 163, wherein a cavity [is] in said substrate [and] accommodates said die, said die having a bottom surface joined with the bottom of said cavity.

- 165. (currently amended) The electronic chip package in claim 163, wherein said substrate has a top surface comprising a first region and a second region, said die joined with said first region, said second region not covered by said die, said first region being substantially coplanar with said second region.
- 20 166. (currently amended) The electronic chip package in claim 163, wherein an opening in said substrate accommodates said die, said substrate having a top surface substantially coplanar with a top surface of said die and a bottom surface substantially coplanar with a bottom surface of said die.
- 25 167. (currently amended) The electronic chip package in claim 163 further comprising a polymer layer under a circuit metal-layer of said upper-metallization structure.

5

15

20

25

168. (currently amended) The electronic-chip package in claim 163 further comprising a polymer polymr-layer over a circuit metal-layer of said upper-metallization structure.

169. (currently amended) The <u>electronic chip</u> package in claim 163, wherein said die has a top surface at a horizontal level, said substrate being under said horizontal level, said <del>upper metallization</del> structure being over said horizontal level.

- 170. (currently amended) The <u>electronic chip</u> package in claim 169, wherein said top surface comprises multiple pads.
  - 171. (currently amended) The <u>electronic chip</u> package in claim 169 further comprising a passive device over said horizontal level.
  - 172. (currently amended) The electronic chip package in claim 163, wherein said upper-metallization structure further extends across an edge of said die and to a place not over further extending outside beyond an edge of said die.
  - 173. (currently amended) The electronic chip package in claim 163 further comprising an adhesive tape joining said die and said substrate.
    - 174. (currently amended) The <u>electronic chip</u> package in claim 163 further comprising [an] a conductive paste joining said die and said substrate.
    - 175. (currently amended) The electronic chip package in claim 163 further comprising a bump on a pad of said upper-metallization structure, wherein said bump comprises solder.

176. (currently amended) The electronic chip package in claim 163 further comprising a bump on a pad of said upper metallization structure, wherein said bump comprises gold.

5

15

25

177. (currently amended) The electronic chip package in claim 163 further comprising a film layer over sad substrate and surrounding said die.

178. (currently amended) The <u>electronic-chip</u> package in claim 177, wherein said film layer comprises polymer.

179. (currently amended) An electronic A chip package comprising: a substrate comprising silicon;

a die joined with said substrate comprising multiple internal circuits; and

an upper a metallization structure over said die, wherein said upper metallization

structure comprises a metal trace portion connecting multiple separate pads of said die.

multiple internal circuits.

- 180. (currently amended) The electronic chip package in claim 179, wherein a cavity
  [is] in said substrate [and] accommodates said die, said die having a bottom surface joined with the bottom of said cavity.
  - 181. (currently amended) The <u>electronic chip</u> package in claim 179, wherein said substrate has a top surface comprising a first region and a second region, said die joined with said first region, said second region not covered by said die, said first region being <u>substantially</u> coplanar with said second region.
    - 182. (currently amended) The electronic chip package in claim 179, wherein an

15

25

opening is in said substrate and accommodates said die, said substrate having a top surface <u>substantially</u> coplanar with a top surface of said die and a bottom surface <u>substantially</u> coplanar with a bottom surface of said die.

- 5 183. (currently amended) The <u>electronic chip</u> package in claim 179 further comprising a polymer layer under a <u>circuit metal</u>-layer of said <del>upper metallization structure.</del>
- 184. (currently amended) The <u>electronic chip</u> package in claim 179 further comprising a polymer layer over a <u>circuit metal</u>-layer of said <del>upper metallization structure.</del>
  - 185. (currently amended) The <u>electronic chip</u> package in claim 179, wherein said <u>metal trace portion</u> is used to transmit a signal.
  - 186. (currently amended) The <u>electronic chip</u> package in claim 179, wherein said <u>metal trace portion</u> is used to provide a power voltage.
- 187. (currently amended) The electronic chip package in claim 179, wherein said
  20 metal trace portion-is used to provide a ground voltage.
  - 188. (currently amended) The electronic chip package in claim 179, wherein said die has a top surface at a horizontal level, said substrate being under said horizontal level, said upper-metallization structure being over said horizontal level.
  - 189. (currently amended) The <u>electronic chip</u> package in claim 188, wherein said top surface comprises multiple pads.

10

20

- 190. (currently amended) The electronic chip package in claim 188 further comprising a passive device over said horizontal level.
- 191. (currently amended) The electronic chip package in claim 179, wherein said
   upper metallization structure further extends across an edge of said die and to a place not over extending outside beyond an edge of said die.
  - 192. (currently amended) The <u>electronic chip</u> package in claim 179 further comprising an adhesive tape joining said die and said substrate.
  - 193. (currently amended) The <u>electronic chip</u> package in claim 179 further comprising [an] a conductive paste joining said die and said substrate.
- 194. (currently amended) The <u>electronic chip</u> package in claim 179 further comprising a bump on a pad of said <del>upper</del>-metallization structure, wherein said bump comprises solder.
  - 195. (currently amended) The <u>electronic chip</u> package in claim 179 further comprising a bump on a pad of said <del>upper</del>-metallization structure, wherein said bump comprises gold.
    - 196. (currently amended) The electronic chip package in claim 179 further comprising a film layer over sad substrate and surrounding said die.
- 25 197. (currently amended) An electronic-A circuitry component comprising:
  a die-having a top surface at a horizontal level, wherein said die comprises multipleinternal circuits; and

an upper a metallization structure over said die and extending across an edge of said

die and to a place not over said die, horizontal level, wherein said upper-metallization structure comprises a portion connecting said-multiple separate pads of said die internal-eircuits-and used to provide a ground voltage, \_\_\_, wherein said upper metallization-structure extends outside beyond an edge of said die.

5

- 198. (currently amended) The electronic circuitry component in claim 197 further comprising a substrate joined with said die.
- 199. (currently amended) The <u>electronic circuitry</u> component in claim 198, wherein said substrate comprises silicon.
  - 200. (currently amended) The electronic-circuitry component in claim 198, wherein a cavity [is] in said substrate [and] accommodates said die, said die having a bottom surface joined with the bottom of said cavity.

15

201. (currently amended) The electronic circuitry component in claim 198, wherein said substrate has a top surface comprising a first region and a second region, said die joined with said first region, said second region not covered by said die, said first region being substantially coplanar with said second region.

20

- 202. (currently amended) The electronic circuitry component in claim 197 further comprising a polymer layer under a circuit metal-layer of said upper metallization structure.
- 26 203. (currently amended) The electronic circuitry component in claim 197 further comprising a polymer layer over a circuit metal-layer of said upper-metallization structure.

- 204. (currently amended) The electronic circuitry component in claim 197 further comprising a film layer surrounding said die and under said metallization structure, wherein an opening is in said film layer and accommodate said die, said film layer having has a top surface substantially coplanar with [said] a top surface of said die and a bottom surface substantially coplanar with a bottom surface of said die.
- 205. (currently amended) The <u>electronic circuitry</u> component in claim 204, wherein said film layer comprises polymer.
- 10 206. (currently amended) The electronic circuitry component in claim 197, wherein said portion comprises a ground bus.
  - 207. (currently amended) The <u>electronic circuitry</u> component in claim 197, wherein said <u>die has a top surface of said die comprises-with multiple pads and at a horizontal</u> level, said metallization structure being over said horizontal level.
  - 208. (currently amended) The <u>electronic circuitry</u> component in claim <u>207</u> [197] further comprising a passive device over said horizontal level.

20

15

5